Parallel-stage decoupled software pipelining

Abstract

In recent years, the microprocessor industry has embraced chip multiprocessors (CMPs), also known as multi-core architectures, as the dominant design paradigm. For existing and new applications to make effective use of CMPs, it is desirable that compilers automatically extract thread-level parallelism from single-threaded applications. DOALL is a popular automatic technique for loop-level parallelization employed successfully in the domains of scientific and numeric computing. While DOALL generally scales well with the number of iterations of the loop, its applicability is limited by the presence of loop-carried dependences. A parallelization technique with greater applicability is decoupled software pipelining (DSWP), which parallelizes loops even in the presence of loop-carried dependences. However, the scalability of DSWP is limited by the size of the loop body and the number of recurrences it contains, which are usually smaller than the loop iteration count.

Cite this paper

@article{raman2008parallel,
  title = {{Parallel-stage decoupled software pipelining}},
  author = {Raman, Easwaran and Ottoni, Guilherme and Raman, Arun and Bridges, Matthew J. and August, David I.},
  pages = {114--123},
  year = {2008},
  doi = {10.1145/1356058.1356074}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

Related papers