Skip to content
Free planNo credit card requiredStart writing
AI for Research home
AI for Research home
Dashboard
Sign inGet started

conference paper · International Symposium on VLSI Design, Automation and Test · 2013

A versatile data cache for trace buffer support

Chun-Hung Lai, Yun-Chung Yang, Ing-Jer Huang

Cited by 0Abstract and details only

Abstract

Since the cache system has been a predominant part of modern SoC's, we proposes a novel approach to enhance the versatility of the data cache by making it, called D/T (data/trace) cache, to function both as a regular data cache and as a trace buffer for real time processor monitoring and debugging. The cache structure is modified such that a portion of the cache ways can be configured as a trace buffer. The processor can then access the data cache and the trace buffer simultaneously. The trace can be dumped out with the existing cache write back circuitry. The experiments show that the D/T cache captures an average trace length of more than 2300 cycles in a 512 bytes of cache RAM with a very small hardware overhead of 892 gates and the miss rate of cache remains the same while using D/T cache. In addition, the D/T cache does not impact the critical path of the processor.

Cite this paper

APA 7

Lai, C.-H., Yang, Y.-C., & Huang, I.-J. (2013). A versatile data cache for trace buffer support. International Symposium on VLSI Design, Automation and Test, 1–4. https://doi.org/10.1109/vldi-dat.2013.6533821

MLA 9

Lai, Chun-Hung, et al. “A versatile data cache for trace buffer support.” International Symposium on VLSI Design, Automation and Test, 2013, pp. 1–4, https://doi.org/10.1109/vldi-dat.2013.6533821.

Chicago

Lai, Chun-Hung, Yun-Chung Yang, and Ing-Jer Huang. 2013. “A versatile data cache for trace buffer support.” International Symposium on VLSI Design, Automation and Test: 1–4. https://doi.org/10.1109/vldi-dat.2013.6533821.

Harvard

Lai, C.-H., Yang, Y.-C. and Huang, I.-J. (2013) ‘A versatile data cache for trace buffer support’, International Symposium on VLSI Design, Automation and Test, pp. 1–4. Available at: https://doi.org/10.1109/vldi-dat.2013.6533821.

BibTeX
@article{lai2013versatile,
  title = {{A versatile data cache for trace buffer support}},
  author = {Lai, Chun-Hung and Yang, Yun-Chung and Huang, Ing-Jer},
  journal = {International Symposium on VLSI Design, Automation and Test},
  pages = {1--4},
  year = {2013},
  doi = {10.1109/vldi-dat.2013.6533821}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

Related papers