conference paper · IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA) · 2009

ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems

Ji Gu, Hui Guo, Patrick Li

Cited by 5Abstract and details only

Abstract

The on-chip instruction cache is a potential power hungry component in embedded systems due to its large chip area and high access-frequency. Aiming at reducing power consumption of the on-chip cache, we proposed a Reduced One-Bit Tag Instruction Cache (ROBTIC), where the cache size is judiciously reduced and the cache tag field only contains the least significant bit of the full tag. We developed a cache operational control scheme for ROBTIC so that with the one-bit cache tag, the program locality can still be efficiently exploited. For applications where most of the memory accesses are localized, our cache is able to achieve similar performance as a traditional full-tag cache; however, the power consumption of the cache can be significantly reduced due to the much smaller cache size, narrower tag array (just one bit), and tinier tag comparison circuit being used. The experiments on a set of benchmarks demonstrate that our approach can reduce up to 25.8% power consumption and 30.9% area of the traditional cache when the cache size is fixed at 32 instructions. With the cache size customization, a further 48% power saving can be achieved.

Cite this paper

APA 7

Gu, J., Guo, H., & Li, P. (2009). ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems. IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 419–424. https://doi.org/10.1109/rtcsa.2009.51

MLA 9

Gu, Ji, et al. “ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems.” IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), 2009, pp. 419–24, https://doi.org/10.1109/rtcsa.2009.51.

Chicago

Gu, Ji, Hui Guo, and Patrick Li. 2009. “ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems.” IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA): 419–24. https://doi.org/10.1109/rtcsa.2009.51.

Harvard

Gu, J., Guo, H. and Li, P. (2009) ‘ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems’, IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA), pp. 419–424. Available at: https://doi.org/10.1109/rtcsa.2009.51.

BibTeX

@article{gu2009robtic,
  title = {{ROBTIC: An On-chip Instruction Cache Design for Low Power Embedded Systems}},
  author = {Gu, Ji and Guo, Hui and Li, Patrick},
  journal = {IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA)},
  pages = {419--424},
  year = {2009},
  doi = {10.1109/rtcsa.2009.51}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.