Skip to content
Free planNo credit card requiredStart writing
AI for Research home
AI for Research home
Dashboard
Sign inGet started

conference paper · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 2003

Extension of a transistor level digital timing simulator to include first order analog behavior

Rakesh Chadha, C.-F. Chen

Cited by 6Abstract and details only

Abstract

The simulator is built on the second-generation MOTIS mixed-mode simulator to accommodate simulation for analog circuits. It uses circuit-simulation techniques for the analog portions of the chip, and timing and logic simulation techniques for the digital portions. The simulator can be used for overall design verification of a chip at the transistor level.>

Cite this paper

APA 7

Chadha, R., & Chen, C.-F. (2003). Extension of a transistor level digital timing simulator to include first order analog behavior. IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD), 116–119. https://doi.org/10.1109/iccd.1988.25673

MLA 9

Chadha, Rakesh, and C.-F. Chen. “Extension of a transistor level digital timing simulator to include first order analog behavior.” IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD), 2003, pp. 116–19, https://doi.org/10.1109/iccd.1988.25673.

Chicago

Chadha, Rakesh, and C.-F. Chen. 2003. “Extension of a transistor level digital timing simulator to include first order analog behavior.” IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD): 116–19. https://doi.org/10.1109/iccd.1988.25673.

Harvard

Chadha, R. and Chen, C.-F. (2003) ‘Extension of a transistor level digital timing simulator to include first order analog behavior’, IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD), pp. 116–119. Available at: https://doi.org/10.1109/iccd.1988.25673.

BibTeX
@article{chadha2003extension,
  title = {{Extension of a transistor level digital timing simulator to include first order analog behavior}},
  author = {Chadha, Rakesh and Chen, C.-F.},
  journal = {IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD)},
  pages = {116--119},
  year = {2003},
  doi = {10.1109/iccd.1988.25673}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

Related papers