book · Science · 1991
Instruction-Level Parallel Processing
Joseph A. Fisher, B. Ramakrishna Rau
Cited by 16Abstract and details only
Abstract
The performance of microprocessors has increased steadily over the past 20 years at a rate of about 50% per year. This is the cumulative result of architectural improvements as well as increases in circuit speed. Moreover, this improvement has been obtained in a transparent fashion, that is, without requiring programmers to rethink their algorithms and programs, thereby enabling the tremendous proliferation of computers that we see today. To continue this performance growth, microprocessor designers have incorporated instruction-level parallelism (ILP) into new designs. ILP utilizes the parallel execution ofthe lowest level computer operations-adds, multiplies, loads, and so on-to increase performance transparently. The use of ILP promises to make possible, within the next few years, microprocessors whose performance is many times that of a CRAY-IS. This article provides an overview of ILP, with an emphasis on ILP architectures-superscalar, VLIW, and dataflow processors-and the compiler techniques necessary to make ILP work well.
Cite this paper
Fisher, J. A., & Rau, B. R. (1991). Instruction-Level Parallel Processing. Science, 253(5025), 1233–1241. https://doi.org/10.1126/science.253.5025.1233
Fisher, Joseph A., and B. Ramakrishna Rau. “Instruction-Level Parallel Processing.” Science, vol. 253, no. 5025, 1991, pp. 1233–41, https://doi.org/10.1126/science.253.5025.1233.
Fisher, Joseph A., and B. Ramakrishna Rau. 1991. “Instruction-Level Parallel Processing.” Science 253 (5025): 1233–41. https://doi.org/10.1126/science.253.5025.1233.
Fisher, J.A. and Rau, B.R. (1991) ‘Instruction-Level Parallel Processing’, Science, 253(5025), pp. 1233–1241. Available at: https://doi.org/10.1126/science.253.5025.1233.
@book{fisher1991instruction,
title = {{Instruction-Level Parallel Processing}},
author = {Fisher, Joseph A. and Rau, B. Ramakrishna},
publisher = {Science},
volume = {253},
number = {5025},
pages = {1233--1241},
year = {1991},
doi = {10.1126/science.253.5025.1233}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Parallel processing by virtual instruction
Cecil Kaplinsky · Lecture notes in computer science · 1975
Cited by 0
The VLIW Machine: A Multiprocessor for Compiling Scientific Code
Fisher · Computer · 1984
Cited by 117
Task and instruction scheduling in parallel multithreaded processors
Amitabh Mishra · OakTrust (Texas A&M University Libraries) · 1996
Cited by 0
EPIC: An Architecture for Instruction-Level Parallel Processors
Michael Schlansker, B. Ramakrishna Rau · 2000
Cited by 48
Programming parallel processors
My Ahmed · Information and Software Technology · 1990
Cited by 2
A New Methodology for Studying Realistic Processors in Computer Science Degrees
Crispín Gómez Requena, María E. Gómez, Julio Sahuquillo · IEEE International Symposium on Parallel & Distributed Processing, Workshops and Phd Forum · 2013
Cited by 1