Skip to content
Free planNo credit card requiredStart writing
AI for Research home
AI for Research home
Dashboard
Sign inGet started

article · Technologies · 2018

A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator

Dimitris Tsiktsiris, Dimitris Ziouzios, Minas Dasygenis

Cited by 16Open access

Abstract

Most frequently, an FPGA is used as an implementation platform in applications of graphics processing, as its structure can effectively exploit both spatial and temporal parallelism. Such parallelization techniques involve fundamental restrictions, namely being their dependence on both the processing model and the system’s hardware constraints, that can force the designer to restructure the architecture and the implementation. Predesigned accelerators can significantly assist the designer to solve this problem and meet his deadlines. In this paper, we present our accelerators for Grayscale and Sobel Edge Detection, two of the most fundamental algorithms used in digital image processing projects. We have implemented those algorithms with a “bare-metal” VHDL design, written purely by hand, as a portable USB accelerator device, as well as an HLS-based overlay of a similar implementation designed to be used by a Python interface. The comparisons of the two architectures showcase that the HLS generated design can perform equally to or even better than the handwritten HDL equivalent, especially when the correct compiler directives are provided.

Cite this paper

APA 7

Tsiktsiris, D., Ziouzios, D., & Dasygenis, M. (2018). A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator. Technologies, 7(1), 4. https://doi.org/10.3390/technologies7010004

MLA 9

Tsiktsiris, Dimitris, et al. “A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator.” Technologies, vol. 7, no. 1, 2018, p. 4, https://doi.org/10.3390/technologies7010004.

Chicago

Tsiktsiris, Dimitris, Dimitris Ziouzios, and Minas Dasygenis. 2018. “A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator.” Technologies 7 (1): 4. https://doi.org/10.3390/technologies7010004.

Harvard

Tsiktsiris, D., Ziouzios, D. and Dasygenis, M. (2018) ‘A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator’, Technologies, 7(1), p. 4. Available at: https://doi.org/10.3390/technologies7010004.

BibTeX
@article{tsiktsiris2018high,
  title = {{A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator}},
  author = {Tsiktsiris, Dimitris and Ziouzios, Dimitris and Dasygenis, Minas},
  journal = {Technologies},
  volume = {7},
  number = {1},
  pages = {4},
  year = {2018},
  doi = {10.3390/technologies7010004}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

Related papers