article · 2021
Processor-Aware Cache-Oblivious Algorithms✱
Cited by 3Abstract and details only
Abstract
Frigo et al. proposed an ideal cache model and a recursive technique to design sequential cache-efficient algorithms in a cache-oblivious fashion. Ballard et al. pointed out that it is a fundamental open problem to extend the technique to an arbitrary architecture. Ballard et al. raised another open question on how to parallelize Strassen’s algorithm exactly and efficiently on an arbitrary number of processors.
Cite this paper
Tang, Y., & Gao, W. (2021). Processor-Aware Cache-Oblivious Algorithms✱. https://doi.org/10.1145/3472456.3472506
Tang, Yuan, and Weiguo Gao. “Processor-Aware Cache-Oblivious Algorithms✱.” 2021, pp. 1–10, https://doi.org/10.1145/3472456.3472506.
Tang, Yuan, and Weiguo Gao. 2021. “Processor-Aware Cache-Oblivious Algorithms✱.” https://doi.org/10.1145/3472456.3472506.
Tang, Y. and Gao, W. (2021) ‘Processor-Aware Cache-Oblivious Algorithms✱’. Available at: https://doi.org/10.1145/3472456.3472506.
@article{tang2021processor,
title = {{Processor-Aware Cache-Oblivious Algorithms✱}},
author = {Tang, Yuan and Gao, Weiguo},
pages = {1--10},
year = {2021},
doi = {10.1145/3472456.3472506}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Counter-based cache replacement algorithms
Mazen Kharbutli, Yan Solihin · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 2006
Cited by 55
CIPARSim: Cache intersection property assisted rapid single-pass FIFO cache simulation technique
Mohammad Shihabul Haque, Jorgen Peddersen, Sri Parameswaran · arXiv (Cornell University) · 2011
Cited by 11Open access
Measuring the potential benefits of a dynamically adaptive cache line size
J.H. Tapia, Duncan G. Elliott, B.F. Cockburn · Conference proceedings - Canadian Conference on Electrical and Computer Engineering · 2006
Cited by 0
An approximate analysis of heterogeneous and general cache networks
Nicaise Choungmo Fofack, Don Towsley, Misha Badov et al. · HAL · 2014
Cited by 12Open access
Hybrid Technique for Reducing Energy Consumption in High Performance Embedded Processor
Sung-Hoon Shim, Cheol Hong Kim, Jong Wook Kwak et al. · Lecture notes in computer science · 2004
Cited by 2
Energy efficient i-cache using multiple line buffers with prediction
Kashif Ali, Mokhtar A. Aboelaze, S. Datta · IET Computers & Digital Techniques · 2008
Cited by 5