article · SHILAP Revista de lepidopterología · 2021
FPGA implementation of IPv6 header processor
Zdravko Todorov, Danijela Efnusheva, Ана Чолакоска, Marija Kalendar
Cited by 0Open access
Abstract
With the increasing number of Internet devices, the emergence of IoT, 5G and the increased traffic between the devices, the IPv6 is complementing IPv4. As IPv6 is becoming the protocol of choice by the new technologies, in order to accommodate for the features demanded by these technologies it is necessary to have high speed and low latency between the connected nodes. This paper introduces a hardwired IPv6 FPGA node, which processes IPv6 packets and is focused on high-speed transmission. Although, the code is written VHDL, it is written in a way which enables the user to easily add new features and implement new extension headers. The implementation of this IPv6 header processor is one on a Virtex7 VC709 FPGA development board.
Cite this paper
Todorov, Z., Efnusheva, D., Чолакоска, А., & Kalendar, M. (2021). FPGA implementation of IPv6 header processor. SHILAP Revista de lepidopterología, 9(1), 1–6. https://doi.org/10.25673/36577
Todorov, Zdravko, et al. “FPGA implementation of IPv6 header processor.” SHILAP Revista de lepidopterología, vol. 9, no. 1, 2021, pp. 1–6, https://doi.org/10.25673/36577.
Todorov, Zdravko, Danijela Efnusheva, Ана Чолакоска, and Marija Kalendar. 2021. “FPGA implementation of IPv6 header processor.” SHILAP Revista de lepidopterología 9 (1): 1–6. https://doi.org/10.25673/36577.
Todorov, Z. et al. (2021) ‘FPGA implementation of IPv6 header processor’, SHILAP Revista de lepidopterología, 9(1), pp. 1–6. Available at: https://doi.org/10.25673/36577.
@article{todorov2021fpga,
title = {{FPGA implementation of IPv6 header processor}},
author = {Todorov, Zdravko and Efnusheva, Danijela and Чолакоска, Ана and Kalendar, Marija},
journal = {SHILAP Revista de lepidopterología},
volume = {9},
number = {1},
pages = {1--6},
year = {2021},
doi = {10.25673/36577}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
FPGA Implementation of IP Packet Header Parsing Hardware
Danijela Efnusheva, Aristotel Tentov, Ана Чолакоска et al. · Proceedings of the International Conference on Applied Innovations in IT · 2017
Cited by 1Open access
Implementation of an IPv4/IPv6 Translation Gateway based on SOPC technology
Hu Xiao · Journal of Guangzhou University · 2008
Cited by 0
Data Transmission Hardware Design of IPv6 Node for Internet of Things
Rong Jun Chen, Kai Xie, Shun Dao Xie et al. · Applied Mechanics and Materials · 2013
Cited by 1Open access
Supporting Intra-Site Automatic Tunnel Addressing Protocol with a Network Processor
Byung-yeob Kim, Hyoung-Jun Kim · International Conference on Advanced Communication Technology · 2006
Cited by 0
HE-MT6D: A Network Security Processor with Hardware Engine for Moving Target IPv6 Defense (MT6D) over 1 Gbps IEEE 802.3 Ethernet
Joseph Sagisi · VTechWorks (Virginia Tech) · 2017
Cited by 0Open access
An IPv6 enabled packet engine design for home/SOHO routers
Mingshou Liu, Cheng-Hsien Hsu, Shi-Hong Kuo et al. · International Journal of Internet Protocol Technology · 2005
Cited by 0
Research on IPv4/IPv6 Dual Protocol Stack Based on Ethernet Switch
Meng Ji · Computer and Modernization · 2011
Cited by 0