Skip to content
Free planNo credit card requiredStart writing
AI for Research home
AI for Research home
Dashboard
Sign inGet started

article · 2022 China Semiconductor Technology International Conference (CSTIC) · 2022

Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory

Hualun Chen, Yang Dang, Hui Wang, Xiaojun Xu, Jian Zhang, Yunlong Huang

Cited by 1Abstract and details only

Abstract

This work is aimed at the yield improvement with root cause definition on erase failure inside flash cell by novel process optimization in embedded flash memory device. It is analysis that the root cause the very gross erase failure was mainly due to the abnormal short circuit between bit lines (BL) and floating gate (FG) ploy inside flash matrix cell. Furthermore, it turned out that coupling ratio of FG and control gate (CG) which impacts programing and erasing of flash cell is one of big modulators to flash performance. To tackle these problems, a new approach to eliminate the short circuit by simply process optimization without increasing cost. More importantly, the coupling ratio of FG/CG inside flash cell was carried out so as to increase read current window, leading to the successful performance improvement. Our efforts demonstrate that the erase defect has been eliminated and the flash yield has reached 95.6% through process and structure optimizations.

Cite this paper

APA 7

Chen, H., Dang, Y., Wang, H., Xu, X., Zhang, J., & Huang, Y. (2022). Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory. 2022 China Semiconductor Technology International Conference (CSTIC), 4, 1–3. https://doi.org/10.1109/cstic55103.2022.9856885

MLA 9

Chen, Hualun, et al. “Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory.” 2022 China Semiconductor Technology International Conference (CSTIC), vol. 4, 2022, pp. 1–3, https://doi.org/10.1109/cstic55103.2022.9856885.

Chicago

Chen, Hualun, Yang Dang, Hui Wang, Xiaojun Xu, Jian Zhang, and Yunlong Huang. 2022. “Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory.” 2022 China Semiconductor Technology International Conference (CSTIC) 4: 1–3. https://doi.org/10.1109/cstic55103.2022.9856885.

Harvard

Chen, H. et al. (2022) ‘Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory’, 2022 China Semiconductor Technology International Conference (CSTIC), 4, pp. 1–3. Available at: https://doi.org/10.1109/cstic55103.2022.9856885.

BibTeX
@article{chen2022process,
  title = {{Process Optimization and Yield Improvement for Erase Failure in Embedded Flash Memory}},
  author = {Chen, Hualun and Dang, Yang and Wang, Hui and Xu, Xiaojun and Zhang, Jian and Huang, Yunlong},
  journal = {2022 China Semiconductor Technology International Conference (CSTIC)},
  volume = {4},
  pages = {1--3},
  year = {2022},
  doi = {10.1109/cstic55103.2022.9856885}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

Related papers