Skip to content
Free planNo credit card requiredStart writing

article · SHILAP Revista de lepidopterología · 2018

Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA

FAN Hongwei,HU Yuxiang,LAN Julong

Cited by 0Open access

Abstract

In order to improve the packet processing performance of Virtual Network Function(VNF),this paper comes up with a Field Programmable Gate Array(FPGA)-based General Hardware Accelerator(GHA) architecture.The GHA architecture implements the packet processing pipeline on a dynamically reconfigurable FPGA,increasing VNF throughput and ensuring independence between different VNF accelerators.The Discrete Particle Swarm Optimization(DPSO) algorithm is utilized to optimize the allocation of acceleration resources.Experimental results indicate that GHA architecture can increase the throughput of VNF by 50.7 times approximately,and the optimization rate of the acceleration resource allocation strategy can reach 24.5%.

Cite this paper

APA 7

FAN Hongwei, H. Y. J. (2018). Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA. SHILAP Revista de lepidopterología. https://doi.org/10.19678/j.issn.1000-3428.0050266

MLA 9

FAN Hongwei, HU Yuxiang,LAN Julong. “Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA.” SHILAP Revista de lepidopterología, 2018, https://doi.org/10.19678/j.issn.1000-3428.0050266.

Chicago

FAN Hongwei, HU Yuxiang,LAN Julong. 2018. “Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA.” SHILAP Revista de lepidopterología. https://doi.org/10.19678/j.issn.1000-3428.0050266.

Harvard

FAN Hongwei, H.Y.J. (2018) ‘Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA’, SHILAP Revista de lepidopterología. Available at: https://doi.org/10.19678/j.issn.1000-3428.0050266.

BibTeX
@article{fanhongwei2018data,
  title = {{Data Packet Processing Acceleration Architecture for Virtual Network Function Based on FPGA}},
  author = {FAN Hongwei, HU Yuxiang,LAN Julong},
  journal = {SHILAP Revista de lepidopterología},
  year = {2018},
  doi = {10.19678/j.issn.1000-3428.0050266}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.