article · Journal of Integrated Circuits and Systems · 2010
Packet-driven General Purpose Instruction Execution on Communication-based Architectures
Sílvio Fernandes, Ivan Saraiva Silva, Márcio Kreutz
Cited by 5Abstract and details only
Abstract
In the last few years, the development of Multi-Core architectures was driven by the crescent advance in integration technology. In this scenario, when the number of cores increases, problems found on shared communication media, such as busses, can be addressed by using a network approach. This paper proposes the usage of communication capabilities of Networks-on-Chip (NoCs) to execute general purpose instructions. The main idea behind this approach is to allow networks-on-chip architectures to execute general purpose instructions inside each router architecture. This paper addresses the main architectural concerns involved on creating datapaths for routers as well as the programming model suggested to pack instructions on messages. Simulation results on two case studies illustrate the benefits of the proposed architecture when compared to an equivalent NoC-based MP-SoC.
Cite this paper
Fernandes, S., Silva, I. S., & Kreutz, M. (2010). Packet-driven General Purpose Instruction Execution on Communication-based Architectures. Journal of Integrated Circuits and Systems, 5(1), 53–66. https://doi.org/10.29292/jics.v5i1.310
Fernandes, Sílvio, et al. “Packet-driven General Purpose Instruction Execution on Communication-based Architectures.” Journal of Integrated Circuits and Systems, vol. 5, no. 1, 2010, pp. 53–66, https://doi.org/10.29292/jics.v5i1.310.
Fernandes, Sílvio, Ivan Saraiva Silva, and Márcio Kreutz. 2010. “Packet-driven General Purpose Instruction Execution on Communication-based Architectures.” Journal of Integrated Circuits and Systems 5 (1): 53–66. https://doi.org/10.29292/jics.v5i1.310.
Fernandes, S., Silva, I.S. and Kreutz, M. (2010) ‘Packet-driven General Purpose Instruction Execution on Communication-based Architectures’, Journal of Integrated Circuits and Systems, 5(1), pp. 53–66. Available at: https://doi.org/10.29292/jics.v5i1.310.
@article{fernandes2010packet,
title = {{Packet-driven General Purpose Instruction Execution on Communication-based Architectures}},
author = {Fernandes, Sílvio and Silva, Ivan Saraiva and Kreutz, Márcio},
journal = {Journal of Integrated Circuits and Systems},
volume = {5},
number = {1},
pages = {53--66},
year = {2010},
doi = {10.29292/jics.v5i1.310}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
The detection of malicious misrouting of packets on internet
K.H. Yeung, Derek Wai Kin Fung, K. Y. Wong · Parallel and distributed computing and networks · 2007
Cited by 0
Input buffer planning for network-on-chip router design
Yaming Yin, Shuming Chen, Xiao Hu · International Conference on Computer Application and System Modeling · 2010
Cited by 3
Cache Control Method Mitigating Packet Concentration of Router Caused by Interest Flooding Attack
Ryoki Shinohara, Takashi Kamimoto, Kazuya Satõ et al. · IEEE International Conference on Trust, Security and Privacy in Computing and Communications (TrustCom) · 2016
Cited by 13
Design of Router Supporting Multiply Routing Algorithm for NoC
Zhan Peng Jiang, Rui Xu, Changchun Dong et al. · Advanced materials research · 2014
Cited by 0Open access
Network-on-chip fault detection and router self-test
Wan Sallehuddin, Wan Mohd. Amir Haris · 2014
Cited by 0
Design and implementation of the wormhole virtual channel NoC router
Qing Sun, Lijun Zhang, Anding Du · International Conference on Computer Science and Network Technology (ICCSNT) · 2015
Cited by 4
Survey on Arbitration Techniques Used in On-Chip Router Architecture
Pranita S. Muley, Sanghapal D. Kamble · 2016
Cited by 0
Design of Router for Network on Chip Based on Network Coding
Xisong Fu, Huaxi Gu, Ke Chen et al. · Lecture notes in electrical engineering · 2015
Cited by 0