Skip to content
Free planNo credit card requiredStart writing
AI for Research home
AI for Research home
Dashboard
Sign inGet started

Search 250 million research papers

Read the abstract, see who wrote it and who cites it, and get the citation in APA, MLA, Chicago or Harvard.

About 7,419 papers for “Reconfigurable computing”

Reconfigurable Computing

Michael Butts, See Profile, Michael Butts et al. · 2007

All in-text\treferences\tunderlined\tin\tblue\tare\tlinked\tto\tpublications\ton\tResearchGate, letting you\taccess\tand\tread\tthem\timmediately.

Cited by 0

Reconfigurable Computing.

VAN DER Goot, Marcel, Fisher, Lee, Chau, Stephen · Defense Technical Information Center (DTIC) · 1998

The field of micro-electronics is well known for its extremely high rate of change: components such as microprocessors, microcontrollers, and ASICs (Application-Specific Integrated Circuits), are replaced by new models every few years. This high rate of change is a mixed blessing for system designers. On the one hand, it allows them to address increasingly difficult problems with increasingly capable components; on the other hand, it means that any system built only a few years ago now contains old and obsolete parts. Thus system maintenance gradually becomes very difficult, if not impossible. System design is a complex undertaking, as systems can contain from just a few to many thousands of components, and most modern systems contain software as well as hardware. Yet, any particular system is normally produced in vastly lower volume than its components, and more importantly, a system's life cycle is almost never well aligned with the life cycle of the components from which it is constructed. These factors combine to make it prohibitively expensive to update systems at the rate dictated by their component integrated circuits. As a result, it is typically the earliest innovators who find themselves holding large numbers of legacy systems, systems which can no longer be incrementally upgraded and will eventually fall into disrepair.

Cited by 0

Reconfigurable computing

Dinesh Bhatia · 2002

Reconfigurable computing is a new and emerging field that makes use of programmable devices to construct "custom computing machinery". In this paper, we introduce the research area, present a classification of reconfigurable architectures, present various implementation options, and describe some of the open research problems related to reconfigurable computing.

Cited by 16

Reconfigurable computing

Fichera, Edward Paul, Drew, Jason Michael, Vidal, Matthew Stephen et al. · Digital WPI · 1999

By using reconfigurable hardware, the algorithmic flexibility of software can be combined with the high-speed of dedicated hardware. To demonstrate this, a reconfigurable computing card that interfaces to a PC via the ISA bus was designed, implemented, and tested. Three separate algorithms were developed using VHDL. Software was created to measure to algorithms' performance running on the reconfigurable hardware as compared to equivalent software routines executing on the PC. Significant performance advantages were observed, demonstrating the prominent capabilities of reconfigurable computing.

Cited by 0

Rockwell Collins Secure Reconfigurable Computing Secure Reconfigurable Computing

David W. Jensen, Ph. D, David A. Greve et al. · 2008

Three technologies must be advanced to enable the migration of reconfigurable computing from research to security and safety critical applications. Those technologies are rapid dynamic reconfiguration, multiple user support, and secure application separation. All three technologies are necessary to meet the requirements of future avionics, security, and defense applications. In this paper, we present a reconfigurable computing architecture that is explicitly secure for multiple user environments and supports varying degrees of criticality and privilege. At the core of our secure reconfigurable architecture is a real-time Multiple Virtual Machine (MVM) model in a direct execution JVM microprocessor [AW97,DAG98A]. Our architecture provides hardware-enforced guarantees of resource separation. We have extended this separation guarantee to support reconfigurable logic devices. Implementations of our architecture can be verified to be safe and secure [JMR98]. We outline our formal verification techniques, which are published and can be applied to modern safety-critical and security-critical development environments [DAG98B, SPM96]. We detail an approach for formally validating that our architecture enforces separation. An architecture should be developed with open system standards to exploit future technological advances. For that reason, we employ Java TM as a cornerstone of our design. In our vision, the same Java TM classfiles can be used on a computer system with or without reconfigurable computing capabilities. We use the Java TM software method invocation interface to execute hardware algorithms on the reconfigurable computing elements. We present these concepts and preliminary results from our system simulations [SAS98]. 1.

Cited by 0

Reconfigurable Computing Architectures

Russell Tessier, Kenneth L. Pocek, André DeHon · Proceedings of the IEEE · 2015

Reconfigurable architectures can bring unique capabilities to computational tasks. They offer the performance and energy efficiency of hardware with the flexibility of software. In some domains, they are the only way to achieve the required, real-time performance without fabricating custom integrated circuits. Their functionality can be upgraded and repaired during their operational lifecycle and specialized to the particular instance of a task. We survey the field of reconfigurable computing, providing a guide to the body-of-knowledge accumulated in architecture, compute models, tools, run-time reconfiguration, and applications.

Cited by 187Open access

Reconfigurable Computing Systems

Kiran Bondalapati, et al. · 2002

Reconfigurable computing is emerging as the new paradigm for satisfying the simultaneous demand for application performance and flexibility. The ability to customize the architecture to match the computation and the dataflow of the application has demonstrated significant performance bene ts compared to general purpose architectures. Computer vision applications are one class of applications that have significant heterogeneity in their computation and communication structures. At the low level vision algorithms have regular, repetitive computations operating on large sets of image data with predictable data dependencies. At the higher level the computations have irregular dependencies. Computer vision application characteristics have significant overlap with the advantages of reconfigurable architectures. The main focus of the paper is on outlining the methodologies required to realize the potential of reconfigurable architectures for vision applications. After giving a broad introduction to reconfigurable computing, the advantages of utilizing reconfigurable architectures for vision applications are outlined and illustrated using example computations. The paper discusses the development of fundamental configurable computing models that abstract the underlying hardware for high level application mapping. The Hybrid System Architecture Model and algorithms utilizing the model are illustrated to demonstrate a formal framework. The paper also outlines ongoing research and provides a comprehensive list of references for further reading.

Cited by 0

Reconfigurable Computing Cluster

Sass Ron, Schmidt Andrew G., Scott Buscemi · Advances in parallel computing · 2012

The Reconfigurable Computing Cluster project has been investigating broad question of what, if any, role FPGAs may play in parallel computing. While this article does not answer that question but describes the experiences thus far. The main vehicle for research has been Spirit, a small-scale experimental machine consisting of 64 FPGAs connected in 3-D torus. It has been at the core of several focused studies. This article provides a summary of the architecture, the scientific and pragmatic discoveries enabled by the machine, and two more FPGA-based parallel computers that are presently under development.

Cited by 1