article · IEE Proceedings E Computers and Digital Techniques · 1993

Bit-serial systolic array implementation of a multilayer perceptron

P. J. Murtagh, Ah Chung Tsoi, Neil Bergmann

Cited by 5Abstract and details only

Abstract

The paper describes the implementation of a bit-serial systolic array architecture for a multilayer perceptron. It is shown that both the recall phase and learning phase can be mapped onto a similar systolic array structure, with minor differences. As a result, a combined systolic array structure is proposed for both the recall phase and the learning phase. The design is simulated using the FIRST silicon compiler to solve the exclusive OR problem, and then compared with a 32-bit floating-point simulation. The central element, multiply-and-accumulate operator was fabricated using a 1.2 μm double metal CMOS p-well process by ORBIT semiconductor, and found to perform satisfactorily. The required chips were implemented with the same technology, and performance parameters estimated. Furthermore, the performance of this architecture in solving the NETtalk problem is compared with other implementations.

Cite this paper

APA 7

Murtagh, P. J., Tsoi, A. C., & Bergmann, N. (1993). Bit-serial systolic array implementation of a multilayer perceptron. IEE Proceedings E Computers and Digital Techniques, 140(5), 277–288. https://doi.org/10.1049/ip-e.1993.0040

MLA 9

Murtagh, P. J., et al. “Bit-serial systolic array implementation of a multilayer perceptron.” IEE Proceedings E Computers and Digital Techniques, vol. 140, no. 5, 1993, pp. 277–88, https://doi.org/10.1049/ip-e.1993.0040.

Chicago

Murtagh, P. J., Ah Chung Tsoi, and Neil Bergmann. 1993. “Bit-serial systolic array implementation of a multilayer perceptron.” IEE Proceedings E Computers and Digital Techniques 140 (5): 277–88. https://doi.org/10.1049/ip-e.1993.0040.

Harvard

Murtagh, P.J., Tsoi, A.C. and Bergmann, N. (1993) ‘Bit-serial systolic array implementation of a multilayer perceptron’, IEE Proceedings E Computers and Digital Techniques, 140(5), pp. 277–288. Available at: https://doi.org/10.1049/ip-e.1993.0040.

BibTeX

@article{murtagh1993serial,
  title = {{Bit-serial systolic array implementation of a multilayer perceptron}},
  author = {Murtagh, P. J. and Tsoi, Ah Chung and Bergmann, Neil},
  journal = {IEE Proceedings E Computers and Digital Techniques},
  volume = {140},
  number = {5},
  pages = {277--288},
  year = {1993},
  doi = {10.1049/ip-e.1993.0040}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.