article · Journal of Systems Architecture · 1998
Performance of a context cache for a multithreaded pipeline
Cited by 4Abstract and details only
Abstract
The index has no abstract for this paper. The publisher’s page may have one.
Cite this paper
Omondi, A. R., & Horne, M. (1998). Performance of a context cache for a multithreaded pipeline. Journal of Systems Architecture, 45(4), 305–322. https://doi.org/10.1016/s1383-7621(97)00084-2
Omondi, Amos R., and Michael Horne. “Performance of a context cache for a multithreaded pipeline.” Journal of Systems Architecture, vol. 45, no. 4, 1998, pp. 305–22, https://doi.org/10.1016/s1383-7621(97)00084-2.
Omondi, Amos R., and Michael Horne. 1998. “Performance of a context cache for a multithreaded pipeline.” Journal of Systems Architecture 45 (4): 305–22. https://doi.org/10.1016/s1383-7621(97)00084-2.
Omondi, A.R. and Horne, M. (1998) ‘Performance of a context cache for a multithreaded pipeline’, Journal of Systems Architecture, 45(4), pp. 305–322. Available at: https://doi.org/10.1016/s1383-7621(97)00084-2.
@article{omondi1998performance,
title = {{Performance of a context cache for a multithreaded pipeline}},
author = {Omondi, Amos R. and Horne, Michael},
journal = {Journal of Systems Architecture},
volume = {45},
number = {4},
pages = {305--322},
year = {1998},
doi = {10.1016/s1383-7621(97)00084-2}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Method to Enhance Performance of Hardware Multithread Processor
Xuehai Zhou · Jisuanji gongcheng · 2007
Cited by 0
On the performance of a multi-threaded RISC architecture
S.K. Lindsay, Bruno R. Preiss · Conference proceedings - Canadian Conference on Electrical and Computer Engineering · 2002
Cited by 0
Multithreaded processor architectures
Gregory T. Byrd, Mark A. Holliday · IEEE Spectrum · 1995
Cited by 38
The synergistic effect of thread scheduling and caching in multithreaded computers
Daniel C. McCrackin · IEEE Computer Society International Conference (COMPCON Spring) · 2002
Cited by 5
Design and performance of multithreaded architectures
Radhika Thekkath · 1996
Cited by 0
The effectiveness of multiple hardware contexts
Radhika Thekkath, Susan J. Eggers · International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS) · 1994
Cited by 68Open access
Multithreaded processors: the upcoming generation for multimedia chips
Mohamed Watheq El-Kharashi, F. El-Guibaly, K.F. Li · IEEE Symposium on Advances in Digital Filtering and Signal Processing · 2002
Cited by 1
Analyzing cache performance on multi-stream execution processor
Chih-Zong Lin, Chien‐Chao Tseng, Chung-Ping Chung · IEEE Region 10 Conference (TENCON) · 2002
Cited by 0