article · 1993
Techniques to Enhance Cache Performance Across Parallel Program Sections
Jih-Kwon Peir, Kimming So, Jiangting Tang
Cited by 8Abstract and details only
Abstract
Private caches are critical components in high per formance multiprocessor systems. However, it has been found that, when executing a parallel program, individual processors are very difficult to attain high cache hit ratio from one program section to another; therefore sophisti cated software coherence schemes are not cost effective. In this study, trace-driven simulation has been used to evaluate various less sophisticated compiler and software techniques which can enhance this inter-section locality in parallel executions. We found that the locality can be substantially im proved through the following ways of altering the sched uling of iterations in parallel DO loops among the executing processors: i) assignment of iterations in chunks, ii) reversed execution of parallel loops, and Hi) interchange inner and outer loops. These can be done manually by a programmer or automatically by a parallelizing compiler. Moreover, we also propose a software coherence scheme which can attain the maxi mum inter-section locality for read-only shared data.
Cite this paper
Peir, J.-K., So, K., & Tang, J. (1993). Techniques to Enhance Cache Performance Across Parallel Program Sections. https://doi.org/10.1109/icpp.1993.173
Peir, Jih-Kwon, et al. “Techniques to Enhance Cache Performance Across Parallel Program Sections.” 1993, pp. 12–19, https://doi.org/10.1109/icpp.1993.173.
Peir, Jih-Kwon, Kimming So, and Jiangting Tang. 1993. “Techniques to Enhance Cache Performance Across Parallel Program Sections.” https://doi.org/10.1109/icpp.1993.173.
Peir, J.-K., So, K. and Tang, J. (1993) ‘Techniques to Enhance Cache Performance Across Parallel Program Sections’. Available at: https://doi.org/10.1109/icpp.1993.173.
@article{peir1993techniques,
title = {{Techniques to Enhance Cache Performance Across Parallel Program Sections}},
author = {Peir, Jih-Kwon and So, Kimming and Tang, Jiangting},
pages = {12--19},
year = {1993},
doi = {10.1109/icpp.1993.173}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Code Transformation Impact on Compiler-based Optimization: A Case Study in the CMSSW
Teerit Ploensin, Krerk Piromsopa, N. Srimanobhas · Journal of Physics Conference Series · 2021
Cited by 1Open access
A novel scheme for Compiler Optimization Framework
N. A. B. Sankar Chebolu, Rajeev Wankar · International Conference on Advances in Computing, Communications and Informatics (ICACCI) · 2015
Cited by 6
The use of compiler optimizations for embedded systems software
Joe Bungo · XRDS Crossroads The ACM Magazine for Students · 2008
Cited by 8
Cassyopia: compiler assisted system optimization
Mohan Rajagopalan, Saumya Debray, Matti A. Hiltunen et al. · 2003
Cited by 15
Design and Implementation of Peephole Optimization Based on Extensible Template
Hongguang Zhang, Xu-Ze Lan · International Workshop on Education Technology and Computer Science · 2009
Cited by 2
Application Performance Evaluation on Different Compiler Optimizations
Yiming Han · 2013
Cited by 4
A Fine-Grained Analysis of the Performance and Power Benefits of Compiler Optimizations for Embedded Devices.
Jason W. A. Selby, Mark W. Giesbrecht · 2006
Cited by 2
Effectiveness of an optimizing compiler for arithmetic expressions
James A. Painter · 1970
Cited by 0Open access