article · IEEE Transactions on Industrial Electronics · 1989
Microprocessor testability
H. Troy Nagle, R.R. Fritzemeier, J.E. Van Well, M.G. McNamer
Cited by 6Abstract and details only
Abstract
As the level of microprocessor complexity increases to several hundred thousand transistors for a single-chip machine, it is becoming very difficult to test commercially available designs to the level of fault coverage desired by some customers. In order to achieve near 100-percent coverage of single stuck-at faults, future microprocessors must be designed with special testing features (designed for testability). The authors describe the testing problem for microprocessors, including the various methods of generating test sets and their application by the user. A survey of the testability features of some of today's commercially available microprocessors is presented. Suggestions for testability features for future-generation microprocessors are also discussed.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">></ETX>
Cite this paper
Nagle, H. T., Fritzemeier, R., Van Well, J., & McNamer, M. (1989). Microprocessor testability. IEEE Transactions on Industrial Electronics, 36(2), 151–163. https://doi.org/10.1109/41.19064
Nagle, H. Troy, et al. “Microprocessor testability.” IEEE Transactions on Industrial Electronics, vol. 36, no. 2, 1989, pp. 151–63, https://doi.org/10.1109/41.19064.
Nagle, H. Troy, R.R. Fritzemeier, J.E. Van Well, and M.G. McNamer. 1989. “Microprocessor testability.” IEEE Transactions on Industrial Electronics 36 (2): 151–63. https://doi.org/10.1109/41.19064.
Nagle, H.T. et al. (1989) ‘Microprocessor testability’, IEEE Transactions on Industrial Electronics, 36(2), pp. 151–163. Available at: https://doi.org/10.1109/41.19064.
@article{nagle1989microprocessor,
title = {{Microprocessor testability}},
author = {Nagle, H. Troy and Fritzemeier, R.R. and Van Well, J.E. and McNamer, M.G.},
journal = {IEEE Transactions on Industrial Electronics},
volume = {36},
number = {2},
pages = {151--163},
year = {1989},
doi = {10.1109/41.19064}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
A universal testability strategy for multi-chip modules based on BIST and boundary-scan
Y. Zorian · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 2003
Cited by 32
Testability features of AMD-K6/sup TM/ microprocessor
R.S. Fetherston, Izaz Shaik, S.C. Ma · IEEE International Test Conference (ITC) · 2002
Cited by 21
Tutorial on design for testability (DFT) "An ASIC design philosophy for testability from chips to systems"
K.I. Satish · Annual IEEE International ASIC Conference and Exhibit · 2002
Cited by 4
High level test synthesis across the boundary of behavioral and structural domains
Kowen Lai, C. Papachristou, Mikhail Baklashov · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 1997
Cited by 4
A distance reduction approach to design for testability
F.F. Hsu, Janak H. Patel · IEEE VLSI Test Symposium (VTS) · 2002
Cited by 9
Testability Design
Selahattin Sayıl · Springer eBooks · 2017
Cited by 0
Testability analysis of multichip systems
Magdy S. Abadir, Ashish R. Parikh · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · 2002
Cited by 0
Alleviating DFT cost using testability driven HLS
Marie-Lise Flottes, R. Pires, Bruno Rouzeyre · Proceedings - Asian Test Symposium/Proceedings · 2002
Cited by 4