book chapter · 2017

Testability Design

Selahattin Sayıl

Cited by 0Abstract and details only

Abstract

The index has no abstract for this paper. The publisher’s page may have one.

Cite this paper

APA 7

Sayıl, S. (2017). Testability Design. https://doi.org/10.1007/978-3-319-69673-7_2

MLA 9

Sayıl, Selahattin. “Testability Design.” 2017, pp. 9–15, https://doi.org/10.1007/978-3-319-69673-7_2.

Chicago

Sayıl, Selahattin. 2017. “Testability Design.” https://doi.org/10.1007/978-3-319-69673-7_2.

Harvard

Sayıl, S. (2017) ‘Testability Design’. Available at: https://doi.org/10.1007/978-3-319-69673-7_2.

BibTeX

@incollection{sayl2017testability,
  title = {{Testability Design}},
  author = {Sayıl, Selahattin},
  pages = {9--15},
  year = {2017},
  doi = {10.1007/978-3-319-69673-7_2}
}

Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.

VLSI selftest as a 'layer' of built-in test-a case study

D.E. Harris · IEEE AUTOTESTCON (IEEE Systems Readiness Technology Conference) · 2002

Cited by 0

A universal testability strategy for multi-chip modules based on BIST and boundary-scan

Y. Zorian · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 2003

Cited by 32

Testability features of AMD-K6/sup TM/ microprocessor

R.S. Fetherston, Izaz Shaik, S.C. Ma · IEEE International Test Conference (ITC) · 2002

Cited by 21

Tutorial on design for testability (DFT) "An ASIC design philosophy for testability from chips to systems"

K.I. Satish · Annual IEEE International ASIC Conference and Exhibit · 2002

Cited by 4

High level test synthesis across the boundary of behavioral and structural domains

Kowen Lai, C. Papachristou, Mikhail Baklashov · IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD) · 1997

Cited by 4

A distance reduction approach to design for testability

F.F. Hsu, Janak H. Patel · IEEE VLSI Test Symposium (VTS) · 2002

Cited by 9