article · 2008
Parallel fault backtracing for calculation of fault coverage
Raimund Ubar, Sergei Devadze, Jaan Raik, Artur Jutman
Cited by 11Abstract and details only
Abstract
A new improved method for calculation of fault coverage with parallel fault backtracing in combinational circuits is proposed. The method is based on structurally synthesized BDDs (SSBDD) which represent gate-level circuits at higher, macro level where macros represent subnetworks of gates. A topological analysis is carried out to generate an efficient optimized model for backtracing of faults to minimize the repeated calculations because of the reconvergent fanouts. The algorithm is equivalent to exact critical path tracing, however, processing the backtrace in parallel for a group of test patterns. Because of the parallelism, higher abstraction level modeling, and optimization of the topological model, the speed of fault simulation was considerably increased. Compared to the state-of-the-art commercial fault simulators the gain in speed was several times.
Cite this paper
Ubar, R., Devadze, S., Raik, J., & Jutman, A. (2008). Parallel fault backtracing for calculation of fault coverage. https://doi.org/10.1109/aspdac.2008.4484035
Ubar, Raimund, et al. “Parallel fault backtracing for calculation of fault coverage.” vol. 6, 2008, pp. 667–72, https://doi.org/10.1109/aspdac.2008.4484035.
Ubar, Raimund, Sergei Devadze, Jaan Raik, and Artur Jutman. 2008. “Parallel fault backtracing for calculation of fault coverage.” https://doi.org/10.1109/aspdac.2008.4484035.
Ubar, R. et al. (2008) ‘Parallel fault backtracing for calculation of fault coverage’. Available at: https://doi.org/10.1109/aspdac.2008.4484035.
@article{ubar2008parallel,
title = {{Parallel fault backtracing for calculation of fault coverage}},
author = {Ubar, Raimund and Devadze, Sergei and Raik, Jaan and Jutman, Artur},
volume = {6},
pages = {667--672},
year = {2008},
doi = {10.1109/aspdac.2008.4484035}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Behavioral test generation/fault simulation
Chien‐In Henry Chen · IEEE Potentials · 2003
Cited by 13
Test Generation for Acyclic Sequential Circuits with Single Stuck-at Fault Combinational ATPG
Hideyuki Ichihara, Tomoo Inoue · 2003
Cited by 3
HOPE: an efficient parallel fault simulator for synchronous sequential circuits
Hyung Ki Lee, Dong Sam Ha · IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems · 1996
Cited by 232
Parallel Critical Path Tracing Fault Simulation in Sequential Circuits
Jaak Kõusaar, Raimund Ubar, Sergei Kostin et al. · International Conference Mixed Design of Integrated Circuits and Systems · 2018
Cited by 2
Fault simulation in sequential multi-valued logic networks
Rolf Drechsler, Martin Keim, Bernd Becker · IEEE International Symposium on Multiple-Valued Logic (ISMVL) · 2002
Cited by 6
Gate delay fault test generation for non-scan circuits
G. van Brakel, U. Gläser, Hans G. Kerkhoff et al. · 1995
Cited by 9