article · IEEE Access · 2021
Efficient Hardware Implementation of the LEDAcrypt Decoder
Kristjane Koleci, Paolo Santini, Marco Baldi, Franco Chiaraluce, Maurizio Martina, Guido Masera
Cited by 8Open access
Abstract
This work describes an efficient implementation of the iterative decoder that is the main part of the decryption stage in the LEDAcrypt cryptosystem, recently proposed for post-quantum cryptography based on low-density parity-check (LDPC) codes. The implementation we present exploits the structure of the variables in order to accelerate the decoding process while keeping the area bounded. In particular, our focus is on the design of an efficient multiplier, the latter being a fundamental component also in view of considering different values of the cryptosystem’s parameters, as it might be required in future applications. We aim to provide an architecture suitable for low cost implementation on both Field Programmable Gate Array (FPGA) and Application Specific Integrated Circuit (ASIC) implementations. As for the FPGA, the total execution time is 0.6 ms on the Artix-7 200 platform, employing at most 30% of the total available memory, 15% of the total available Look-up Tables and 3% of the Flip-Flops. The ASIC synthesis has been performed for both STM FDSOI 28 nm and UMC CMOS 65 nm technologies. After logic synthesis with the STM FDSOI 28 nm, the proposed decoder achieves a total latency of 0.15 ms and an area occupation of 0.09 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> . The post-Place&Route implementation results for the UMC 65 nm show a total execution time of 0.3 ms, with an area occupation of 0.42 mm <sup xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">2</sup> and a power consumption of at most 10.5 mW.
Cite this paper
Koleci, K., Santini, P., Baldi, M., Chiaraluce, F., Martina, M., & Masera, G. (2021). Efficient Hardware Implementation of the LEDAcrypt Decoder. IEEE Access, 9, 66223–66240. https://doi.org/10.1109/access.2021.3076245
Koleci, Kristjane, et al. “Efficient Hardware Implementation of the LEDAcrypt Decoder.” IEEE Access, vol. 9, 2021, pp. 66223–40, https://doi.org/10.1109/access.2021.3076245.
Koleci, Kristjane, Paolo Santini, Marco Baldi, Franco Chiaraluce, Maurizio Martina, and Guido Masera. 2021. “Efficient Hardware Implementation of the LEDAcrypt Decoder.” IEEE Access 9: 66223–40. https://doi.org/10.1109/access.2021.3076245.
Koleci, K. et al. (2021) ‘Efficient Hardware Implementation of the LEDAcrypt Decoder’, IEEE Access, 9, pp. 66223–66240. Available at: https://doi.org/10.1109/access.2021.3076245.
@article{koleci2021efficient,
title = {{Efficient Hardware Implementation of the LEDAcrypt Decoder}},
author = {Koleci, Kristjane and Santini, Paolo and Baldi, Marco and Chiaraluce, Franco and Martina, Maurizio and Masera, Guido},
journal = {IEEE Access},
volume = {9},
pages = {66223--66240},
year = {2021},
doi = {10.1109/access.2021.3076245}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Architectures for adaptive weight calculation on ASIC and FPGA
Richard L. Walke, ROBERT WILLIAM SMITH, Gaye Lightbody · Asilomar Conference on Signals, Systems and Computers (ACSSC) · 2003
Cited by 43Open access
On FPGA Development
Cheng Hong · Journal of Information Engineering Institute · 1999
Cited by 0
Survey on FPGA Architecture and Recent Applications
Shubham Gandhare, B. Karthikeyan · International Conference on Vision Towards Emerging Trends in Communication and Networking (ViTECoN) · 2019
Cited by 77
The development of a cryptographic device
J.B. Roubos, R. Pieterse · Euro ASIC Conference (EURO ASIC) · 2002
Cited by 0
An Efficient Identity-Based Cryptographic Model for Chebyhev Chaotic Map and Integer Factoring Based Cryptosystem
Nedal Mohammad Tahat, A. K. Alomari, Ajab A. Alfreedi et al. · Journal of Applied Security Research · 2019
Cited by 10
The Two Faces of Lattices in Cryptology
Phong Q. Nguyễn · Lecture notes in computer science · 2001
Cited by 32Open access
The Two Faces of Lattices in Cryptology
Phong Q. Nguyễn, Jacques Stern · Lecture notes in computer science · 2001
Cited by 258
Optically Programmable Gate Array (OPGA)
Jose M Mumbra, Demetri Psaltis, Gan Zhou et al. · Optics in Computing · 1999
Cited by 2