article · 1984
A 1K-gate GaAs gate array
Y. Ikawa, Nagaoki Toyoda, M. Mochisuki, Tomoki P. Terada, K. Kanazawa, M. Hirose, T. Mizoguchi, A. Hojo
Cited by 7Abstract and details only
Abstract
A 1050-gate GaAs gate array connected as a 6 × 6b parallel multiplier, which exhibits a multiplication time of 10.6ns and 350mW power dissipation, will be covered.
Cite this paper
Ikawa, Y., Toyoda, N., Mochisuki, M., Terada, T. P., Kanazawa, K., Hirose, M., Mizoguchi, T., & Hojo, A. (1984). A 1K-gate GaAs gate array. https://doi.org/10.1109/isscc.1984.1156640
Ikawa, Y., et al. “A 1K-gate GaAs gate array.” 1984, pp. 40–41, https://doi.org/10.1109/isscc.1984.1156640.
Ikawa, Y., Nagaoki Toyoda, M. Mochisuki, Tomoki P. Terada, K. Kanazawa, M. Hirose, T. Mizoguchi, and A. Hojo. 1984. “A 1K-gate GaAs gate array.” https://doi.org/10.1109/isscc.1984.1156640.
Ikawa, Y. et al. (1984) ‘A 1K-gate GaAs gate array’. Available at: https://doi.org/10.1109/isscc.1984.1156640.
@article{ikawa1984gate,
title = {{A 1K-gate GaAs gate array}},
author = {Ikawa, Y. and Toyoda, Nagaoki and Mochisuki, M. and Terada, Tomoki P. and Kanazawa, K. and Hirose, M. and Mizoguchi, T. and Hojo, A.},
pages = {40--41},
year = {1984},
doi = {10.1109/isscc.1984.1156640}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Advanced CMOS gate array architecture combining `gate isolation' and programmable routing channels
Wilhelmus A. M. Van Noije, Gilbert J. Declerck · IEEE Journal of Solid-State Circuits · 1985
Cited by 11
An ECL 5000-gate gate array with 190-ps gate delay
M. Tatsuki, S. Kato, M. Okabe et al. · IEEE Journal of Solid-State Circuits · 1986
Cited by 13
A 10K-gate CMOS gate array based on a gate isolation structure
Ken Sakashita, Motoki Ueda, T. Arakawa et al. · IEEE Transactions on Electron Devices · 1985
Cited by 0
A 10K-Gate CMOS Gate Array Based on a Gate Isolation Structure
K. Sakashita, Motoki Ueda, T. Arakawa et al. · IEEE Journal of Solid-State Circuits · 1985
Cited by 6
FPGA Implementation of Threshold-Type Binary Memristor and Its Application in Logic Circuit Design
Yang Liu, Yuqi Wang, Zhiru Wu et al. · Micromachines · 2021
Cited by 7Open access
Design and fabrication of metal gate CMOS gate array(GA1.0) = Metal gate CMOS gate array의 설계 및 제작
Shi-Ho Kim, 김시호 · 1988
Cited by 0
A flexible gate array for high speed and high density applications
J. Gallia, R. Landers, Ching-Hao Shaw et al. · Custom Integrated Circuits Conference · 2002
Cited by 0
A 6,000-gate CMOS gate array
T. Itoh, M. Takechi, M. Fujita et al. · Digest of technical papers/Digest of technical papers - IEEE International Solid-State Circuits Conference · 1982
Cited by 2