article · 2002
A flexible gate array for high speed and high density applications
J. Gallia, R J Landers, Ching-Hao Shaw, T.G.W. Blake, W. Banzhaf
Cited by 0Abstract and details only
Abstract
A scaleable gate array has been designed in half-micron CMOS for a wide range of high-speed and high-density applications. Transistor size and position within the basecell provide an efficient implementation of flip-flops, combinational gates, and memory. Design benchmarks have demonstrated 2700 gates/mm/sup 2/ routed density in a 0.5 /spl mu/m TLM CMOS gate array. Compared to previous 5 V 0.7 /spl mu/m gate arrays, the new basecell provides a 2.5/spl times/ density improvement, 30% speed-up, and 70% lower power. NAND-2 delays are 170 ps (FO=2, 3.3 V). Metal-programmable two-port SRAMs feature 3.9 ns typical access times. The new architecture has been implemented in a CMOS gate array family which offers up to 1.15 million available gates and 700 I/O positions.
Cite this paper
Gallia, J., Landers, R. J., Shaw, C.-H., Blake, T., & Banzhaf, W. (2002). A flexible gate array for high speed and high density applications. https://doi.org/10.1109/cicc.1995.518125
Gallia, J., et al. “A flexible gate array for high speed and high density applications.” 2002, pp. 1–4, https://doi.org/10.1109/cicc.1995.518125.
Gallia, J., R J Landers, Ching-Hao Shaw, T.G.W. Blake, and W. Banzhaf. 2002. “A flexible gate array for high speed and high density applications.” https://doi.org/10.1109/cicc.1995.518125.
Gallia, J. et al. (2002) ‘A flexible gate array for high speed and high density applications’. Available at: https://doi.org/10.1109/cicc.1995.518125.
@article{gallia2002flexible,
title = {{A flexible gate array for high speed and high density applications}},
author = {Gallia, J. and Landers, R J and Shaw, Ching-Hao and Blake, T.G.W. and Banzhaf, W.},
pages = {1--4},
year = {2002},
doi = {10.1109/cicc.1995.518125}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates
Pasquale Corsonello, Marco Lanuzza, Stefania Perri · International Journal of Circuit Theory and Applications · 2012
Cited by 53
FPGA Implementation of Threshold-Type Binary Memristor and Its Application in Logic Circuit Design
Yang Liu, Yuqi Wang, Zhiru Wu et al. · Micromachines · 2021
Cited by 7Open access
A 0.5 μm BiCMOS channelless gate array
Fumio Murabayashi, Yoshifumi Nishio, H. Maejima et al. · Custom Integrated Circuits Conference · 1989
Cited by 5
Behaviour of logic gates fabricated on Si/SiGe MODFET technology
V.D. Juncu, Ingmar Kallfass, Robin Sloan et al. · Electronics Letters · 2004
Cited by 2
Design, simulation, and investigation of basic logic gates by using NAND logic gate
Wael Saad Ahmed, Nabeel Abdulrazaq Yaseen, Nsaif Jasim Al-Chaabawi · AIP conference proceedings · 2023
Cited by 4
High frequency CNTFET-based logic gate
Soheli Farhana, A. H. M. Zahirul Alam, Sheroz Khan · IEEE Regional Symposium on Micro and Nanoelectronics · 2015
Cited by 4
Electrically Reconfigurable Organic Logic Gates: A Promising Perspective on a Dual‐Gate Antiambipolar Transistor
Ryoma Hayakawa, Kosuke Honma, Shu Nakaharai et al. · Advanced Materials · 2022
Cited by 52Open access
Build your own gates
John Crisp · Elsevier eBooks · 2000
Cited by 0