article · ACM SIGARCH Computer Architecture News · 1993
Extraction of massive instruction level parallelism
Cited by 4Abstract and details only
Abstract
Our goal is to dramatically increase the performance of uniprocessors through the exploitation of instruction level parallelism, i.e. that parallelism which exists amongst the machine instructions of a program. Speculative execution may help a lot, but, it is argued, both branch prediction and eager execution are insufficient to achieve performances in speedup factors in the tens (with respect to sequential execution), with reasonable hardware costs.A new form of code execution, Disjoint Eager Execution (DEE) , is proposed which uses less hardware than pure eager execution, and has more performance than pure branch prediction; DEE is a continuum between branch prediction and eager execution. DEE is shown to be optimal, when processing resources are constrained.Branches are predicted in DEE, but the predictions should be made in parallel in order to obtain high performance. This is not allowed, however, by the use of the standard insrtruction stream model, the dynamic model (the order is as indicated by the contents of the Program Counter).The use of the static insruction stream is proposed instead. The static instruction stream oreder is the same as the order of the code in memory, and is independent of the execution of branches. It allows reduced branch dependencies, as well.It is argued that a new version, Levo, of an old machine model, CONDEL-2, will be able to attain massive Instruction Level Parallelsim.
Cite this paper
Uht, A. K. (1993). Extraction of massive instruction level parallelism. ACM SIGARCH Computer Architecture News, 21(3), 5–12. https://doi.org/10.1145/152835.152836
Uht, Augustus K. “Extraction of massive instruction level parallelism.” ACM SIGARCH Computer Architecture News, vol. 21, no. 3, 1993, pp. 5–12, https://doi.org/10.1145/152835.152836.
Uht, Augustus K. 1993. “Extraction of massive instruction level parallelism.” ACM SIGARCH Computer Architecture News 21 (3): 5–12. https://doi.org/10.1145/152835.152836.
Uht, A.K. (1993) ‘Extraction of massive instruction level parallelism’, ACM SIGARCH Computer Architecture News, 21(3), pp. 5–12. Available at: https://doi.org/10.1145/152835.152836.
@article{uht1993extraction,
title = {{Extraction of massive instruction level parallelism}},
author = {Uht, Augustus K.},
journal = {ACM SIGARCH Computer Architecture News},
volume = {21},
number = {3},
pages = {5--12},
year = {1993},
doi = {10.1145/152835.152836}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
The effect of speculative updating branch history on branch prediction accuracy, revisited
Eric Hao, Po-Yung Chang, Yale N. Patt · IEEE/ACM International Symposium on Microarchitecture (MICRO) · 1994
Cited by 62Open access
Cost effective speculation with the omnipredictor
Arthur Pérais, André Seznec · International Conference on Parallel Architectures and Compilation Techniques (PACT) · 2018
Cited by 10Open access
The effects of predicated execution on architectures supporting dynamic speculation
S. Mantripragada, A. Nicolau · International Workshop on Innovative Architecture for Future Generation High-Performance Processors and Systems (IWIA) · 2005
Cited by 0
A Study of Errant Pipeline Flushes Caused by Value Misspeculation
Deniz Balkan, John Kalamatianos, David R Kaeli · International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD) · 2004
Cited by 0
Evaluating the effects of branch prediction accuracy on the performance of SMT architectures
R. Goncalves, Mauricio Lima Pilla, Guilherme Dal Pizzol et al. · Euromicro International Conference on Parallel, Distributed and Network-Based Processing (PDP) · 2002
Cited by 8
Micro-architecture issues of predicated execution
Zhenghong Wang, Ruby Bei-Loh Lee · Asilomar Conference on Signals, Systems and Computers (ACSSC) · 2004
Cited by 0
Evaluation of dynamic branch predictors for modern ILP processors
Nabil A. Ismail · Microprocessors and Microsystems · 2002
Cited by 4
Using value prediction to increase the power of speculative execution hardware
Freddy Gabbay, Avi Mendelson · ACM Transactions on Computer Systems · 1998
Cited by 85Open access