article · SHILAP Revista de lepidopterología · 2012
Implementation of Middleware Switch ASIC Processor
S. Montenegro, G. Schoof, M. Ilic, V. Petrovic
Cited by 0Open access
Abstract
The new spacecraft area network (SCAN) system for internal satellite communication provides data transfer between different satellite components. The satellite components have their own communication protocols, which are translated by middleware (MW) switch processor into a universal middleware protocol, understandable for the satellite operating system. The MW switch processor is the main part of a new proposed approach. Instead of current board computer based systems, the new data transfer approach based on network provides a more reliable solution. The processor is fabricated in the 250 nm IHP technology. This paper introduces a description of MW switch architecture, a comparison between possible architecture approaches and the characteristics of the implemented MW Switch processor.
Cite this paper
Montenegro, S., Schoof, G., Ilic, M., & Petrovic, V. (2012). Implementation of Middleware Switch ASIC Processor. SHILAP Revista de lepidopterología.
Montenegro, S., et al. “Implementation of Middleware Switch ASIC Processor.” SHILAP Revista de lepidopterología, 2012.
Montenegro, S., G. Schoof, M. Ilic, and V. Petrovic. 2012. “Implementation of Middleware Switch ASIC Processor.” SHILAP Revista de lepidopterología.
Montenegro, S. et al. (2012) ‘Implementation of Middleware Switch ASIC Processor’, SHILAP Revista de lepidopterología.
@article{montenegro2012implementation,
title = {{Implementation of Middleware Switch ASIC Processor}},
author = {Montenegro, S. and Schoof, G. and Ilic, M. and Petrovic, V.},
journal = {SHILAP Revista de lepidopterología},
year = {2012}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Physical design tradeoffs for ASIC technologies
J. Banker, A. Shanbhag, Naveed A. Sherwani · Annual IEEE International ASIC Conference and Exhibit · 2002
Cited by 3
Structured ASIC, evolution or revolution?
Kun-cheng Wu, Yu-Wen Tsai · International Symposium on Physical Design · 2004
Cited by 78
デジタル/アナログ混載ASIC設計技術 (ASICアプリケ-ションガイド--ヒット商品を生み出すASIC開発設計ノウハウ ) -- (ASIC設計ノウハウの全て)
茂 川田 · 電子技術 · 1989
Cited by 0
Structured ASIC: Methodology and comparison
Sam M. H. Ho, Steve C. L. Yuen, Hiu Ching Poon et al. · International Conference on Field-Programmable Technology (FPT) · 2010
Cited by 4
An Example of ASIC Design Using Standard Cells
Yue Han, Asic Lab · 2003
Cited by 0
Architecting ASIC libraries and flows in nanometer era
Clive Bittlestone, Anthony M. Hill, Vipul Singhal et al. · ACM/IEEE Design Automation Conference (DAC) · 2003
Cited by 26
The Compatible Design Between FPGA and ASIC
Xing Ya-nan · China Integrated Circuit · 2011
Cited by 0
ASIC Design
Vaibbhav Taraate · Springer eBooks · 2021
Cited by 1