conference paper · Euromicro Conference on Digital System Design (DSD) · 2022
ImageSpec: Efficient High-Level Synthesis of Image Processing Applications
Abdul Khader Thalakkattu Moosa, Nilotpola Sarma, Chandan Karfa
Cited by 10Abstract and details only
Abstract
The necessity of efficient hardware accelerators for image processing kernels is a well known problem. Unlike the conventional HDL based design process, High-level Synthesis (HLS) can directly convert behavioral (C/C++) description into RTL code and can reduce design complexity, design time as well as provide user opportunity for design space exploration. Due to the vast optimization possibilities in HLS, a proper application level behavioral characterization is necessary to understand the leverages offered by these workloads especially for facilitating parallel computation. In this work, we present a set of HLS optimization strategies derived upon exploiting the most general HLS influential characteristic features of image processing algorithms. We also present an HLS benchmark suite ImageSpec to demonstrate our strategies and their efficiency in optimizing workloads spanning diverse domains within image processing sector. We have shown that an average performance to hardware gain of 143x could be achieved over the baseline implementation using our optimization strategies.
Cite this paper
Moosa, A. K. T., Sarma, N., & Karfa, C. (2022). ImageSpec: Efficient High-Level Synthesis of Image Processing Applications. Euromicro Conference on Digital System Design (DSD), 67–74. https://doi.org/10.1109/dsd57027.2022.00019
Moosa, Abdul Khader Thalakkattu, et al. “ImageSpec: Efficient High-Level Synthesis of Image Processing Applications.” Euromicro Conference on Digital System Design (DSD), 2022, pp. 67–74, https://doi.org/10.1109/dsd57027.2022.00019.
Moosa, Abdul Khader Thalakkattu, Nilotpola Sarma, and Chandan Karfa. 2022. “ImageSpec: Efficient High-Level Synthesis of Image Processing Applications.” Euromicro Conference on Digital System Design (DSD): 67–74. https://doi.org/10.1109/dsd57027.2022.00019.
Moosa, A.K.T., Sarma, N. and Karfa, C. (2022) ‘ImageSpec: Efficient High-Level Synthesis of Image Processing Applications’, Euromicro Conference on Digital System Design (DSD), pp. 67–74. Available at: https://doi.org/10.1109/dsd57027.2022.00019.
@article{moosa2022imagespec,
title = {{ImageSpec: Efficient High-Level Synthesis of Image Processing Applications}},
author = {Moosa, Abdul Khader Thalakkattu and Sarma, Nilotpola and Karfa, Chandan},
journal = {Euromicro Conference on Digital System Design (DSD)},
pages = {67--74},
year = {2022},
doi = {10.1109/dsd57027.2022.00019}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Real-Time Image and Video Processing Using High-Level Synthesis (HLS)
Murad Qasaimeh, Ehab Najeh Salahat · IGI Global eBooks · 2018
Cited by 1Open access
High-level synthesis for FPGAs: code optimization strategies for real-time image processing
Chao Li, Yanjing Bi, Yannick Benezeth et al. · Journal of Real-Time Image Processing · 2017
Cited by 17Open access
The advantages and limitations of high level synthesis for FPGA based image processing
Donald G. Bailey · International Conference on Distributed Smart Cameras · 2015
Cited by 42
Synthesis and optimization of image processing accelerators using domain knowledge
Oliver Reiche, Konrad Häublein, Marc Reichenbach et al. · Journal of Systems Architecture · 2015
Cited by 17Open access
HLS Based Optimizations of an FPGA Hardware Design for Plenoptic Image Processing Algorithm
Faraz Bhatti, Thomas Greiner · IEEE International Midwest Symposium on Circuits and Systems (MWSCAS) · 2019
Cited by 0
HLS efficiency in the case of image moments algorithm implementation
Strahinja M. Stancic, Jelena Popović-Božović, Milan M. Ponjavic · Telecommunications Forum (TELFOR) · 2017
Cited by 2
Comparison Between HLS and HDL Image Processing in FPGAs
Han Sung Lee, Jae Wook Jeon · IEEE International Conference on Consumer Electronics-Asia (ICCE-Asia) · 2020
Cited by 11
A High-Level Synthesis Implementation and Evaluation of an Image Processing Accelerator
Dimitris Tsiktsiris, Dimitris Ziouzios, Minas Dasygenis · Technologies · 2018
Cited by 17Open access