Skip to content
Free planNo credit card requiredStart writing

Search 250 million research papers

Read the abstract, see who wrote it and who cites it, and get the citation in APA, MLA, Chicago or Harvard.

About 10,000 papers for “hardware design”

Hardware Design Methodologies Hardware Design Methodologies Hardware Design Methodologies Hardware Design Methodologies

Author Charles Sweeney, Charles Sweeney · 2007

This report has been commissioned by Celoxica Ltd. It describes `traditional' methods and tools used for designing hardware (FPGA's and ASIC's, rather than PCB's). In this sense `traditional' means the established languages of VHDL and Verilog and the tools based around them. Some of the differences between these traditional methodologies and the new methodology in the DK1.1 tool suite from Celoxica based on the language Handel-C are also described

Cited by 0

Hardware Design

Felix Arredondo · OSF Preprints (OSF Preprints) · 2025

Cited by 0

Hardware Design

Dale Wheat · Apress eBooks · 2011

If you want to extend the capabilities of your Arduino, and you find there's not a shield for that yet, don't give up hope. You can design and build your own Arduino hardware. Maybe you want to connect a new device to your Arduino, or maybe you need to completely design your Arduino from the ground up, including connections for the new things you absolutely must have and dropping all non-essential circuitry. Either way, you're going to have to deal with some aspects of hardware design.KeywordsCopper LayerSolder MaskAssembly DrawingProcessor SelectionLayout EditorThese keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Cited by 0

Hardware design.

Jingjing Liang (413293), Hui Cao (182176), Donghua Xu (1271091) et al. · Figshare · 2025

<div> A multi-functional nine-channel full-spectrum light emitting diode color temperature palette is proposed. The color temperature (CCT) of the palette can be continuously tuned at 1K interval within the range of 2500K—6500K. A high color rendering index (CRI) is achieved, with Ra > 94 and R1—R15 > 90. A fidelity index (Rf) greater than 91 is obtained, and the gamut index (Rg) within the range of 96 ≤ Rg ≤ 104 is achieved. Additionally, A chromaticity deviation (Duv) within the range of |Duv| < 0.001 is realized. The circadian effect with melanopic efficacy of luminous radiation(MELR) of 0.6 mW/lm—1.14 mW/lm and circadian action factor(CAF) of 0.289 blm/lm—0.656 blm/lm are obtained. To verify the theoretical model’s stability, the Gaussian distribution function of monochromatic LED spectrum is adjusted to induce a 5% asymmetry in integral areas, and the FWHM is offset by ±10%, simulating the non-ideal conditions in practical applications to assess the model’s robustness. The color temperature palette enables precise control and reproduction of CCT of sunlight with corresponding circadian effect, which is of positive significance for visual fields such as photography or art exhibitions and regulation of circadian rhythm. </div>

Cited by 0Open access

Hardware Design

Jörg Keller, Wolfgang J. Paul · Teubner-Texte zur Informatik · 2005

Cited by 0

Hardware Design

Ken Maskrey · Apress eBooks · 2010

You've decided to make the plunge and signed up for the MFi/WWi program. The widget you plan to create for your accessory has undergone rigorous scrutiny by your friends, peers, potential customers...basically, anyone you can trust to give you reasonable feedback but not reveal or steal your idea. It goes without saying that you need to be careful to whom you give information. Right now, your idea is all you have.KeywordsField Programmable Gate ArrayHardware DesignClock SpeedProgram MemorySchematic CaptureThese keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Cited by 0

Evolutionary hardware design

Lukáš Sekanina · Proceedings of SPIE, the International Society for Optical Engineering/Proceedings of SPIE · 2011

Since the early 1990's researchers have begun to apply evolutionary algorithms to synthesize electronic circuits. Nowadays it is evident that the evolutionary design approach can automatically create efficient electronic circuits in many domains. This paper surveys fundamental concepts of evolutionary hardware design. It introduces relevant search algorithms such as Cartesian genetic programming (CGP). Several case studies are presented demonstrating strength and weakness of the method. Target domains are combinational circuit synthesis where the goal is to minimize the number of gates, image filter design intended for field programmable gate arrays (FPGAs) where the goal is to obtain the quality of filtering of conventional methods for a significantly lower cost on a chip and evolution of benchmark circuits for evaluation of testability analysis methods. Evolved circuits are compared with the best-known conventional designs. FPGAs are presented as accelerators for evolutionary circuit design and circuit adaptation.

Cited by 10

HARDWARE DESIGN TECHNIQUES

Overvoltage Protection · 2013

This chapter, one of the longer of those within the book, deals with topics just as important as all of those basic circuits immediately surrounding the data converter, discussed earlier. The chapter deals with various and sundry circuit/system issues which fall under the guise of system hardware design techniques. In this context, the design techniques may be all those support items surrounding a data converter, excluding the data converter itself. This includes issues of passive components, printed circuit design, power supply systems, protection of linear devices against overvoltage and thermal effects, EMI/RFI issues, high speed logic considerations, and finally, simulation, breadboarding and prototyping. Some of these topics aren&amp;apos;t directly involved in the actual signal path of a design, but they are every bit as important as choosing the correct device and surrounding circuit values. Remote sensing and signal conditioning is such a vital part of data conversion that a considerable amount of discussion is given to topics such as overvoltage protection, cable driving, shielding, and receiving—where the remote interface is often with op amps and instrumentation amplifiers. Much of this material has been extracted from a companion

Cited by 0

Digital hardware design

John B. Peatman · Medical Entomology and Zoology · 1980

Digital hardware design , Digital hardware design , مرکز فناوری اطلاعات و اطلاع رسانی کشاورزی

Cited by 10

Design for Hardware

Implementation Of Communication, E. Carli, A. C. P. Pedroza et al. · 2007

High performance in communication subsystems is obtained with software optimization of high speed protocols and with their implementation in hardware. This work follows a methodology that efficiently translates specifications described in a Formal Description Technique (Estelle) into VHDL, allowing hardware implementation and rapid prototyping of protocols. The implementation results of different description styles of protocols, the simulation results and constraints in the use of this translation strategy are discussed. The results include area analysis and clock frequency evaluation of synthesized hardware of the ABRACADABRA, AAL5 and IPv6 protocols.

Cited by 0

Hardware design files

Dahlin, Torleif, Hedblom, Per, Lumetzberger, Mikael et al. · Open Science Framework · 2025

Cited by 0Open access

Hardware Decompressor Design

Anatoliy Sergiyenko, Ivan Mozghovyi · Èlektronnoe modelirovanie · 2023

The common lossless compression algorithms were analyzed, and the LZW algorithm was selected for the hardware implementation. To express parallelism, this algorithm is represented as a cyclo-dynamic dataflow (CDDF). A hardware synthesis method for designing pipelined datapath is proposed, which optimizes CDDF considering the features of the FPGA primitives and maps it to hardware using VHDL language description. Using this method, an LZW de¬compressor is developed, which exhibits a high performance-to-hardware cost ratio. The de¬com¬¬¬pressor can be utilized in communication channels and other application-specific systems for data loading from memory, generating graphical stencils, and more.

Cited by 1