article · Russian Microelectronics · 2001
Gerentology of Silicon Integrated Circuits
М. И. Горлов, Андрей Строгонов
Cited by 0Abstract and details only
Abstract
The index has no abstract for this paper. The publisher’s page may have one.
Cite this paper
Горлов, М. И., & Строгонов, А. (2001). Gerentology of Silicon Integrated Circuits. Russian Microelectronics, 30(2), 125–136. https://doi.org/10.1023/a:1009490012752
Горлов, М. И., and Андрей Строгонов. “Gerentology of Silicon Integrated Circuits.” Russian Microelectronics, vol. 30, no. 2, 2001, pp. 125–36, https://doi.org/10.1023/a:1009490012752.
Горлов, М. И., and Андрей Строгонов. 2001. “Gerentology of Silicon Integrated Circuits.” Russian Microelectronics 30 (2): 125–36. https://doi.org/10.1023/a:1009490012752.
Горлов, М.И. and Строгонов, А. (2001) ‘Gerentology of Silicon Integrated Circuits’, Russian Microelectronics, 30(2), pp. 125–136. Available at: https://doi.org/10.1023/a:1009490012752.
@article{anon2001gerentology,
title = {{Gerentology of Silicon Integrated Circuits}},
author = {Горлов, М. И. and Строгонов, Андрей},
journal = {Russian Microelectronics},
volume = {30},
number = {2},
pages = {125--136},
year = {2001},
doi = {10.1023/a:1009490012752}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Ageing and Lifetime of Electronic Components Studies By Means of a High-Resolution In-Situ Measurement Technique
Kristof Croes, Jean V. Manca, W. De Ceuninck et al. · Springer eBooks · 2001
Cited by 4
Modeling Residual Life of an IC Considering Multiple Aging Mechanisms
Md Nazmul Islam, Sandip Kumar Kundu · IEEE North Atlantic Test Workshop (NATW) · 2016
Cited by 1
Lifetime prediction for submicrometer LSI circuits and programmable logic: An overview
Андрей Строгонов · Russian Microelectronics · 2005
Cited by 1
Usage based predictive transistor aging model to optimize test limits on IO circuits
James Mendes, Abishai Daniel · Annual Reliability and Maintainability Symposium (RAMS) · 2015
Cited by 1
Predicting Lifetimes Of CMOS ASIC's From Test Data
M. Buehler, N. Zamani, John A. Zoutendyk · NASA Tech Briefs · 1993
Cited by 0
Compact modeling and simulation of accelerated circuit aging
Devyani Patra, Jiayang Zhang, Runsheng Wang et al. · Custom Integrated Circuits Conference · 2018
Cited by 6
Life estimation of analog IC based on accelerated degradation testing
Jun Luo, Guolin Qin, Kaizhou Tan et al. · International Conference on Reliability, Maintainability and Safety · 2014
Cited by 3
Effective lifetimes in high quality silicon devices
Microelectronics Reliability · 1984
Cited by 0