article · Japanese Journal of Applied Physics · 2006
Dynamic Optically Reconfigurable Gate Array
Minoru Watanabe, Fuminori Kobayashi
Cited by 63Abstract and details only
Abstract
Optically reconfigurable gate arrays (ORGAs) can readily enable both fast reconfiguration and numerous reconfiguration contexts using an optical holographic memory and optical wide-band reconfiguration connections. Such devices present the possibility of large virtual gate-count very large scale integrations (VLSIs). However, the real gate-count of the VLSI part of the devices is too small–only 80. Moreover, the reconfiguration speed is not sufficiently fast: 16 to 20 µs. For those reasons, this paper clarifies the architecture issues and presents a new architecture of a dynamic optically reconfigurable gate array (DORGA) to improve them. In addition, a comparison is made of results obtained using the previously proposed devices and DORGAs under the same environment. Finally, this paper presents a new design of a 51,272-gate-count DORGA with the new architecture.
Cite this paper
Watanabe, M., & Kobayashi, F. (2006). Dynamic Optically Reconfigurable Gate Array. Japanese Journal of Applied Physics, 45(4S), 3510. https://doi.org/10.1143/jjap.45.3510
Watanabe, Minoru, and Fuminori Kobayashi. “Dynamic Optically Reconfigurable Gate Array.” Japanese Journal of Applied Physics, vol. 45, no. 4S, 2006, p. 3510, https://doi.org/10.1143/jjap.45.3510.
Watanabe, Minoru, and Fuminori Kobayashi. 2006. “Dynamic Optically Reconfigurable Gate Array.” Japanese Journal of Applied Physics 45 (4S): 3510. https://doi.org/10.1143/jjap.45.3510.
Watanabe, M. and Kobayashi, F. (2006) ‘Dynamic Optically Reconfigurable Gate Array’, Japanese Journal of Applied Physics, 45(4S), p. 3510. Available at: https://doi.org/10.1143/jjap.45.3510.
@article{watanabe2006dynamic,
title = {{Dynamic Optically Reconfigurable Gate Array}},
author = {Watanabe, Minoru and Kobayashi, Fuminori},
journal = {Japanese Journal of Applied Physics},
volume = {45},
number = {4S},
pages = {3510},
year = {2006},
doi = {10.1143/jjap.45.3510}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Divide and conquer algorithm for parallel reconfiguration of VLSI array with faults
Meiting Zhou, Jigang Wu, Guiyuan Jiang et al. · IEEE International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA) · 2013
Cited by 2
A DESIGN METHODOLOGY FOR VERY LARGE ARRAY PROCESSORS-PART 2: PACUBE VLSI ARRAYS
N. VENKATESWARAN, Srividhya Pattabiraman, Jayant DeSouza et al. · International Journal of Pattern Recognition and Artificial Intelligence · 1995
Cited by 1
Optically differential reconfigurable gate array
Mototsugu Miyano, Minoru Watanabe, Fuminori Kobayashi · Electronics and Communications in Japan (Part II Electronics) · 2007
Cited by 36
Fast Optical Reconfiguration of a Nine-Context DORGA
Mao Nakajima, Minoru Watanabe · Lecture notes in computer science · 2009
Cited by 3
A 16-context Optically Reconfigurable Gate Array
Mao Nakajima, Minoru Watanabe · IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP) · 2009
Cited by 7
Dynamic Optically Reconfigurable Gate Array
Minoru Watanabe, Fuminori Kobayashi · Japanese Journal of Applied Physics · 2006
Cited by 63Open access
Optically Reconfigurable Gate Arrays vs. ASICs
Minoru Watanabe, Fuminori Kobayashi · IEEE Asia Pacific Conference on Circuits and Systems (APCCAS) · 2006
Cited by 2