article · 2002
Switch-level bridging fault simulation in the presence of feedbacks
Cited by 13Abstract and details only
Abstract
This paper investigates the degradation in detectability of bridging faults caused by situations of active feedback and logically unresolvable intermediate values under different fault modeling assumptions. A bridging fault simulator is presented that is based on a combination of switch-level modeling and levelized logic simulation. Levelized simulation is efficient for fault propagation and feedback analysis, whereas the switch-level model is used for determining whether an intermediate value is logically resolvable. A method to extract the logic function of channel graphs is presented in order to perform levelized processing of switch-level networks. The experimental results show that active feedback may reduce fault coverage by as much as 9% for stuck-at test sets and realistic bridging fault sets.
Cite this paper
Dahlgren, P. (2002). Switch-level bridging fault simulation in the presence of feedbacks. https://doi.org/10.1109/test.1998.743175
Dahlgren, Peter. “Switch-level bridging fault simulation in the presence of feedbacks.” 2002, pp. 363–71, https://doi.org/10.1109/test.1998.743175.
Dahlgren, Peter. 2002. “Switch-level bridging fault simulation in the presence of feedbacks.” https://doi.org/10.1109/test.1998.743175.
Dahlgren, P. (2002) ‘Switch-level bridging fault simulation in the presence of feedbacks’. Available at: https://doi.org/10.1109/test.1998.743175.
@article{dahlgren2002switch,
title = {{Switch-level bridging fault simulation in the presence of feedbacks}},
author = {Dahlgren, Peter},
pages = {363--371},
year = {2002},
doi = {10.1109/test.1998.743175}
}Made from the index record. Check names, capitalisation and page numbers against the paper. Need another style? AI for Research has over 10,000.
Related papers
Dynamic effects in the detection of bridging faults in CMOS ICs
Michele Favalli, Piero Olivo, B. Ricc� · Journal of Electronic Testing · 1992
Cited by 9
Detection of CMOS bridging faults using minimal stuck-at fault test sets
Nabeel Ijaz, James F. Frenzel · NASA Technical Reports Server (NASA) · 1993
Cited by 0
A hybrid fault simulator for synchronous sequential circuits
R. Krieger, Bernd Becker, Martin Keim · IEEE International Test Conference (ITC) · 2002
Cited by 16
Mixed-mode timing simulation for accurate CMOS bridging fault detection
Yanmei Tian, Ibrahim N. Hajj · Custom Integrated Circuits Conference · 2002
Cited by 1
Simulation of non-classical faults on the gate level - The fault simulator COMSIM
U. Mahlstedt, J. Alt · IEEE International Test Conference (ITC) · 2002
Cited by 19
Fault simulation in sequential multi-valued logic networks
Rolf Drechsler, Martin Keim, Bernd Becker · IEEE International Symposium on Multiple-Valued Logic (ISMVL) · 2002
Cited by 6
A comparative analysis of different fault simulation techniques for VLSI circuits testing
Yago Torroja, Teresa Riesgo, Eduardo de la Torre et al. · Annual Conference of the IEEE Industrial Electronics Society (IECON) · 2002
Cited by 3